Abstract -Boron-doped polycrystalline silken is applied as a diffusion source for the p-type regions of 12Ldevices. The polysilicon also serves as a conductive level which requires no contact windows in the p-type regions. Compared to conventional processing a higher fan-out, size reduction, and a geater layout flexibility are reported.
I. THE STRUCTURE OF THE 12 L DEVICE WITH POLYSILICON
A polycrystalline silicon layer doped during the deposition with boron, can be applied as a diffusion source while it serves, at the same time, as a conductive layer to the diffusion area. IC processes which are based on this combined use of polycrystalline silicon result in a considerable size reduction of the p-t ype region [1] . This is mainly due to the fact that the interconnections of the diffusion areas require no contact windows. The performance of the devices also benefits from this size reduction. The design of the layout of an IC is greatly facilitated by the extra conduction level.
The principle of self-alignment is applicable in the fabrication because oxide regions adjacent to the polysilicon are formed simultaneously with the indiffusion from the polysilicon after the polysilicon layer has been etched. A technique, known as IDOPOS [2] , has in principle the same possibilities as the technique reported in this paper. Fig. 1 compares the cross sections of the base regions of two n-p-n bipolar transistors, One is a conventional type, the other is made with polysilicon.
The area of the base region and the --base-collector capacitance of the polysilicon type are smaller. The base surface remains partly covered with highly borondoped polysilicon, resulting in a boron concentration under the polysilicon which is higher than directly around the emitter. The polysilicon on the surface forms more or less an aequipotential ring around the emitter. The polysilicon track connecting the base may be led in any direction independent of the aluminum track from the emitter. Fig. 2 shows a cross section of an 12L device. The use of polycrystalline silicon helps to increase the number of collectors, which may be accommodated in the base regions in two mfJ ++ !JOly-.Si
:-:::-P---:::!----:---::F::: ways. First the area which is normally needed for a base contact window is now available for a collector and secondly the polysilicon which remains on the surface of the base region reduces the series resistance in the lateral direction. The performance of the p-n-p transistor may benefit from the polysilicon because the concentration in the p-region is higher than that in the conventional processing, Fig. 3 shows a photograph of a device with five collectors.
The contact windows are 10 X 10~mz. Further size reduction would appear possible.
II. THE DEVICE TECHNOLOGY
The deposition of polycrystalline silicon on monocrystalline silicon differs from the deposition on silicondioxide as applied in the silicon gate MOST technique. It is extremely difficult to completely avoid whisker growth on the monocrystalline surface. Reduction of the deposition temperature to 625°C
[1] proved to be a good solution in the case of boron-doped polysilicon.
In the case of phosphorus-doped polysilicon the deposition rate becomes very low at 625°C [2] .
The etching of the polycrystalline silicon just as far as the monocrystalline substrate can be carried out reproducibly by calibration of the etching rate.
III. PROCESSDESCRIPTION   Fig. 4 illustrates the process description.
Starting material: an n-type epitaxial layer of 0.6 C?. cm and 6-#m thickness on an n++ substrate of ( 100) orientation. 18) Anneal in wet Nz. T = 450"C; t = 60 min. Sheet resis. tances. R s poly on Si02 =115 S2;R~PO1y On Si =51$2.
IV. RESULTS AND DISCUSSION
The current amplification factors have been determined with the structure, as shown in Fig. 3 . The results should not be considered as the optimum, which can be reached with this poly-Si technique, but as proof of the feasibility of the process. 
